[SPARC64] Memory address translation under UltraSPARC IIIi

Question about which tools to use, bugs, the best way to implement a function, etc should go here. Don't forget to see if your question is answered in the wiki first! When in doubt post here.
Post Reply
aod
Member
Member
Posts: 26
Joined: Fri Sep 30, 2011 2:36 am

[SPARC64] Memory address translation under UltraSPARC IIIi

Post by aod »

Hello!
I seek for help in understanding how to manage virtual address translation under SPARC architecture. I've read SPARC V9 Architecture Manual and UltraSPARC IIIi User's Guide, but I can't find anything.
How is this translation done? How to setup ASIs?
User avatar
Combuster
Member
Member
Posts: 9301
Joined: Wed Oct 18, 2006 3:45 am
Libera.chat IRC: [com]buster
Location: On the balcony, where I can actually keep 1½m distance
Contact:

Re: [SPARC64] Memory address translation under UltraSPARC II

Post by Combuster »

SPARC is designed as an architecture, and not as a chip. Processors don't need to implement a MMU so you'll have to find the manual for the processor you're targeting instead to find out how the MMU is implemented.
"Certainly avoid yourself. He is a newbie and might not realize it. You'll hate his code deeply a few years down the road." - Sortie
[ My OS ] [ VDisk/SFS ]
aod
Member
Member
Posts: 26
Joined: Fri Sep 30, 2011 2:36 am

Re: [SPARC64] Memory address translation under UltraSPARC II

Post by aod »

Yes, I know, I've read the User's Manual of my processor, but data I've found are insufficient to program operating system. There is only little information about virtual memory and nothing about translation maps.
EDIT: apparently, MMU documentation is not publicly available: http://kerneltrap.org/node/568
Post Reply