Hello!
I seek for help in understanding how to manage virtual address translation under SPARC architecture. I've read SPARC V9 Architecture Manual and UltraSPARC IIIi User's Guide, but I can't find anything.
How is this translation done? How to setup ASIs?
[SPARC64] Memory address translation under UltraSPARC IIIi
- Combuster
- Member
- Posts: 9301
- Joined: Wed Oct 18, 2006 3:45 am
- Libera.chat IRC: [com]buster
- Location: On the balcony, where I can actually keep 1½m distance
- Contact:
Re: [SPARC64] Memory address translation under UltraSPARC II
SPARC is designed as an architecture, and not as a chip. Processors don't need to implement a MMU so you'll have to find the manual for the processor you're targeting instead to find out how the MMU is implemented.
Re: [SPARC64] Memory address translation under UltraSPARC II
Yes, I know, I've read the User's Manual of my processor, but data I've found are insufficient to program operating system. There is only little information about virtual memory and nothing about translation maps.
EDIT: apparently, MMU documentation is not publicly available: http://kerneltrap.org/node/568
EDIT: apparently, MMU documentation is not publicly available: http://kerneltrap.org/node/568